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Abstract - Mostlcl(·teal techniques are implemen-
ted with liD-called multifuncLional lesl registers at 
ony aperine time either uled for pattern generation 
or for response analysis. In a parallel self-test, how-
c\'cr, tel t registers are uled for pattern generation 
nnd response analysis simul\.tlneol.lsly. In this 
paper a novel circuit structure for controllers with 
parallel .elf-test is presented, which does not result 
in a loss of fault coverage. By USing a dedicated .yn-
thelia procedure, which considers the self-lest 
ha rdware while generating the circuit structure in-
.lead of adding it aner the design is completed 
(~synthesis for te.tability~). the self-test overhead 
CAn be kept low. The structure also facilitates real-
istic dynamic tests. As an example to illustrate the 
approach. the IEEE boundary acan controller i. 
used. 
1 Introduction 
Digital circuits are usually partitioned into data 
path and control unit portions. A control unit'l 
bchovior is typically modelled by a finite state 
machine (FSM) description, its structure by an 
interconnection of combinational logic and storage 
clements (see Fig. 1). 
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One characteriatie of controllers is a strong mu-
tual dependence of atate variables, which leadl to a 
hi,h lequential depth of thele circuits. It maku 
tcsting horder compared to data paths and becomes 
pArticularly critical for self-testable designs. If the 
state register il reploced by a single multifunctional 
self·leat ngister {BeMa 84), e. g. a BILBO 
(l{IIMZ 79], the direct feedback lines imply that the 
signatuTCs of the telt responses have to be used as 
test patterns for the state variables (see Fig. 2). 
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In (KiHT 88) the use ofa parallel self-test for data 
paths without such direct feedbacks was invcsti-
gated. Empirical ruults indicated that for certain 
e:xamplu the concurrent use of MISR's (multiple 
input signature registers) for pattern generation 
and signature analysis does not cause a significant 
loIS of fault coverage. Similar results were pub-
lished for the circular self-test path approach, with 
which BIST overheadl can be reduced [KrPi 89]. But 
both techniques connot gua.rantee a high enough 
fault C1)verage and require Clttensive fault simula-
tion, Moreover, in structures with direct feedbacks 
it might even be completely impossible to Bet the 
next stote lines to all the values needed to detect cer-
tain raults [ChGu 89J. 
Several approaches are offered to overcome this 
problem. In (WaMc 87) the direct feedback path 
from storage elements to storage elements via the 
combinational logic is broken by doubling the num· 
ber of nipnops and adding an additional self-test 
register only responsible for compacting the test 
responses. The .tate register itselr is reconfigured 
as a pure pattern generator in self-test mode. In 
[HuPe 87] the same problem is treated for dala 
paths, in which such ~self-adjaeent~ registers also 
ottur, by supplying test petterns through the seen 
path from an external pettern generator. 
Unfortunately both approaches result in significant 
hardware overheads. 
In [ChGu 89) a special slate auignment strategy 
is proposed , which guarantees that all the .lates 
are reachable in .elf-test mode . However, the atate 
assignment is very restricted and cannot take the 
minimizability of the combinational logic into 
account. The additional amount of combinational 
logic thus might cost more than duplicating the 
number of Btorage elements, where it is pouible t.o 
use optimized synthesis and state auignment 
techniques. 
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In this paper we pre.ent a novel circuit .tructure 
for parallel .elf· testable controllers. It avoids 
regi s ter duplication and in .ome cases even 
requires less combinational logic than the opti-
mized synthesis techniques, while guaranteeing 
that all states of the circuillltay reachable in self· 
test mode. It decreases the llpeed disadvantage of 
self·telltable designs and the .elf·te.t control effort 
by simplifying the self· lest register. At the same 
lime it makes it ponible t.o perfonn a dynamic test 
to detect e. g. delay faults, which bec1>mes more and 
more important. The goal is reached by eJlplicitiy 
considering the self-test structure during the 'yn· 
thesis process, ins tead of adding it in a .pecial 
design for te.tability .lep as an arterthought, a 
strategy already luceeuful in optimizin, .elf-
testable controller atructures with leparate pattern 
generat.on and response analy:r.ers (EsWu 90). 
In the next aection we introduce lome back-
ground material useful laler on, before deecribing 
the target .tructure in section 3. In section 4 the 
testability of this structure is discussed and upper 
bounds on the aliasing probabilities are derived, a. 
well M estimates of test length and telt confidence. 
In section 5 we present a technique for synthesizing 
lueh a I trudure starting from a behavioral descrip-
tion . Finally, the concept il illustrated u.ing the 
TAP controller of the IEEE boundary scan architec· 
lure (IEEE 90) 88 an example. 
2 Background 
A testable circuit has t.o be both controllable and 
oblcrvable. The observability of a .equential circuit 
can be increased by including its storage elements 
int.o a lignature register. For the circuit to be 
controllable, one hal t.o be able to force it into 
arbitrary ItateS. TheBe propertiel can be analyzed 
probBbilistically by modelling the circuit as a 
Markov chain (Boot 67J. In the sequel we .hortiy 
summari:r.e the used notations and facts, more 
details about Markov theory can be found in 
standard textbooks like [Fell 57) . 
For a sequence of random inputs la, 11, .. . It. the 
sequence of FSM state. So, 51, ... 51 can be described 
8S a homogeneous Markov procell with stationary 
transition probabilitiel 
Pi\ .: probl51 • SIl , Slol • Si). (1) 
Thue probabililici depend on the probability of 
primary inpull and the FSM apeciCication. Let 
(il ... ip) be the vector of binary input variables and 
Pk '" prob[ill '" 1] .. 1 - prob(ik" OJ. Then an input I '" 
(ii, ... ip) has the probability 
pI = n Pk· n (I-Pk) (2) 
ikd il<_O 
and the .tate tranaition probabilities are 
Pi); .. L pIJ' (3) 
Sk-r.l IJ.5I) 
..... here r. is the next state runction or the FSM. If the 
probability of all the statea is known for a certai n 
lime to, the state probabilities can be computed for 
all t,. to with the Chapman.Kolmogorov equality 
_.~.~-~ W 
where pSt repre&enta the row vector of st.ate proba-
bilitiel pSt. (prob(Slt) ... prob(5nt )) und P the m8trix 
of traneilion probabilities P .. (Pill). The elementa of 
the t·th power ofP are denoted Pil<(t). P i. a .toch .. · 
tie matrix, i. e. all the roWI sum up t.o I, wheten in 
general P is not doubly stochastic, i . e. the eolumns 
do not .um up to 1. A state SIl il called reachable 
from Si, if a t ~ 0 ensta, such that Pik{l) ,. O. If SI< i. 
reachable from 5i, in the elate tran.ition graph 
there i. a directed path from Si t.o Sir.. Two atates Si 
and Sir. are called mutually r'rachable, Si - Sk, if 5, 
i. reachable from SIl and Sir. ill reachable from Sj. 
The relolion ~ -~ partitionl the state .el into equiva· 
lence classes. If every state is reachable from every 
other state, there exista only one equivalence c1a6S 
containing all the state • . A Markov chain i. called 
irreducible if ita .tate set con.jsll of a single equiva-
lence clall with re.pect to mutual reachability. A 
set C of.tates is called clo~d, ifno state oullide ofC 
can be reached from a .tate Si E C. 
Definition 1: A lequential circuit il called 
controllable, if for every single s tuck· at faull 
there ellisll an input 'equence , which, starling 
from a specified .tate, leads to an incorrect next 
.tate or output. 
When a circuit is controllable, the corresponding 
Merkov chain hal to be irreducible. If r memory 
elements are used to ltore n < 2r specified 6lat.e., not 
all the 2' - n (invalid) statel added in the implemen-
tation necellarily latiafy this condition . 
Theorem 2: If the combinational logic of a sequen-
tial circuit is irredundant and the state trsnsition 
graph is strongly connected, the circuit is con-
trollable. 
Proof: Since the combinational logic is irredundant, 
for every single stuck-at faull there exisla an in-
put and a present state, which expose the fault, i. 
e. lead to a faulty next state or output. In particu-
lar there has to be a present state contained in the 
n states of the circuit specification (DMNS 90, 
Lemma 3]. tr the state transition graph is 
strongly connected. there exists an equivalence 
class for· _. containing all the specified states. 
This state set i& closed, the corresponding 
Markov chain irreducible. Therefore all Ole spec-
ified states are reachable from a given valid state 
and there exisla an input sequence, such that the 
sensitizing state is reached. -
Since control units in system mode usually have 
strongly connected state transition graphs, they arc 
controllable, provided that the combinational logic 
was made irredundant. which is necesaary anyway 
to guarantee the detection of faulla in the combina· 
tional logic. 
A general problem of self-test registe" ia caused 
by dividing their functionality into a system mode 
and a self· test mode. In the test mode additional 
XOR.gates have to be in the data path, whereas in 
system mode these gates have to be disabled by some 
form of mode control logic, for which the control 
signals have to be provided externally. Moreover, 
the controllability of the circuit can be reduced in 
self.test mode, since the excitation function of the 
flipnops is changed. By switching to self-test mode, 
it becomes possible that a subset of states is no 
longer reachable, although it would be necessary to 
enter these states to sensitize certain faults. System 
mode and self· test mode give rise to two very differ· 
ent Markov processes. 
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Let M(s) be the next state of an MISR in au· 
tonomOUB mode. For a conventional state register 
consisting of D·nipflops, the next slate is equal to 
the excitation variable (cf. Fig. 1) 
s+ '" y "" f,(i, s), (5) 
whereas for a MISR state register the next state is 
generated byl 
s+ '" y e M(s) = f,(i, s) e M{s), (6) 
similar to T.flipnops, whf!re the next state is s+ = 
y \11 s = f,(i, s) e s. If the Markov matrix in system 
mode is denoted P, this corresponds to a new 
The varia bin denDte bit vect.or., e denote. a bitwil<! 
XOR·operlltiDn on then vect.on. 
Markov matrix in self-test mode Q = (qij) with Pij = 
qi jeM(i). Only in special cases is Q irreducible, 
luch that the controllability is secured. One of these 
casel can be systematically utilized for a given FSM 
by assigning the state codes in a unique way 
(ChGu 89]. The approach allo makes it neecillary to 
alsign a special behavior to the 2' - n invalid state 
codes not neceasary to obtain the required system 
functionality. This way the symptoms of reduced 
controllability by switching to self-tellt mode are 
hidden, but the original cause is not removed. 
3 Tarpt Structure 
To remove the cause of the controllability prob. 
lem, it is necessary to avoid a second mode of opera' 
tion with different state transition probabilities. 
This can be achievf!d by implementing the syatem 
functionality using the MISR in its signature 
analysis mode as state register. BecauS(! of the lin-
earity of the operations involvf!d, Ole necessary exci-
tation variable y to produce a state transition from 
state B to state s+ can be computed easily and il 
y .. s+ $ M(a) z f,(i, s) $ M(s) '" fM(i. s) (7) 
compared with y .. f,(i, s) $ s .. fni. s) for T-Oipflops 
and y ,. f.(i, s) for D.flipflops (see Fig. 3). By imple-
menting a pertinent next state function fM(i, s) in 
the combinational logic, arbitral")' controllers can be 
implemented with MISRa as state registers, which 
makes it unnecessary to provide a special system 
mode. 
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Fig. 3: Controller target .bunure. 
The circuit structure for a parallel self·telt with· 
out disjoint system and test model has several ad· 
vantages: Eliminating the D-flipnop mode reduces 
both the area of the self-test register and the num-
ber of signals to control it. Besides signature analy. 
sis the only other mode needed is a scan mode to ini-
tialize the flipnops and to shift out the resulting 
signature. As there is no reconfiguration of the 
nipnops in self-test mode. a test at the full dock fre-
quency can be performed in order to detect dynamic 
raults relevant to system operation. e . g. delay 
faults . if only the test patterns for the primary in-
puts are supplied fast enough. By targeting the state 
assignment algorithm towards MISR state regis· 
ters. the combinational logic needed to implement 
the system function can be optimized in the same 
way a controller with D·nipnops can be optimized. 
This way the overhead for parallel self·testable con· 
trollers is greaUy reduced. 
If the MISR is too short to achieve a reasonably 
low aliasing probability. it can be edended by com· 
bining it with other conventional signature regis. 
ters or a circular selr tesl path. This is iIluatrated in 
Fig. 4. During the test mode the multiplexer 
cnnnt';cts the reg;surs to form one long .imature 
register. In system mode it disconnecta the state 
register of the controller from the rest of the circuit. 
With this solution the advantages of the paraliel 
self· test structure of Fig. 3 are retained, because 
switching between the two modes doel not require 
additional circuitry in the data path. the critical 
path is not changed, and the controllability of the 
parallel self·ustabJe circuit is not reduced, provided 
du~' ,h. IIlIn\.nt. IIr ,h •• Ian,,''',. ... .t ... ,. earn· 
bined are independent of each other. 
other p8rt.. 
ofthecireuit 
p8rallel.el(-u.t.sble otllef p8..u 
conlnll1e, orth, cirC\lil 
• 
Fig. 4: Extended ail;"ature re~lter to reduce ali8llnr. 
• Testability Analysl..! 
Since the state transition graph of the controller 
of Fig. 3 in self-test operation is identical to the 
system state transition graph. the corresponding 
Markov process contains an irreducible chain with 
all the specified ItateS. If the combinational logic is 
irredundant. it is in principle controllable because 
of Theorem t. The same fact obviously holds for the 
extended aignature register of Fig. 4, if the values in 
the different parts of the signature regiater are in· 
dependent. To use thil controllability in practice. a 
pertinent sequence of input lIignala has to be 
supplied. This can be done by a circuit producing 
precomputed deterministic patterns [e.g. Daeh 83, 
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AkJa 89J or paeudorandom patterna with optimized 
input probabilitiea (e.g. Wund 87]. The teat wilh 
pacudorandom patterns is analyzed in more detail 
later thi. aection. All dynamic faults occuring in 
sysum mode can be excited in the atructures oC Fig. 
3/4, .ince ail the polaible ltate pairs (s. st) occuring 
during syatem operation can also be produced in 
telt mode given a pertinent input sequence. 
A further queltion for parallel self-test structures 
ia, whether the obeervllbility to be provided by 
replacing the slate regiater with a signature 
regieler is not impaired because of increased fault 
masking. Let fbe a fault which causes the circuit to 
enter a faulty ltate 8(0. Alllume that no more Cault 
oa:urs .I\.er that point. The fault is masked after 
exactly Lust pattern •• if for the first L - 1 patterna 
TI, 1 S i < L. the circuit was in a faulty stale St' 
while producing correct output. 0 1 and returns to 
the correct state SL afl.er pattern TL (see Fig. 5). 
... 
F'1I. 5: COlTed Ind '1I.IIty .tate aequence Ind 'Iult m .. kini:. 
Let the probability to produce the correct output in 
a faulty etale be PO, the probability to reach the 
corred nut state from a Caulty atau ps and let theae 
probabilities be stati'lically independent. The 
probability Pr to go from a faulty stale Sf' to a faulty 
next ltate Sri+1 while asserting the correct output 0; 
then il 
PraU-ps)'PO, (8) 
The probability of fault masking after exactly L 
patternl PM{L) is 
PM(L) .. P,L-I • ps· PO .. 1 !Sps • (1 - ps)L. peL. (9) 
If aner a fault was exposed N additional test 
patterns are applied. the fault ean be masked by any 
of the paturns 'fl, ... TN. The overall Cault masking 
probability PM then is 
N N 
PM- LPM(L) .. ~. L[(l - PS)·PO]L 
1.,.1 PS 1.,.1 
PS [1 ((1 ps). pelNtl 1 
.. 1-ps· l-(l-PS).po -1 
< 1 !Spg ·[1-0 _Ips) . PO -1] 
PS· PO 
'" I-{I ps)·PO (10) 
EXQmpl~: The following derivalion is not necella-
r;ly applicable to concrete circuitl, but should 
give an elUmate of the order of magnitude fault 
masking probabilitiel would have. If the proba-
bility to ... ert the cOlTecl output in a raulty alate 
i. equal to the probability of obtaining any other 
output, we get PO .. 2-Q, where q i, the number of 
output variables. Ir the probability to reach the 
corred next alate ia equal to the probability to 
reach any ot.her alale, we additionally have PS" 2-', 
where r i, the number of atate variables. For an 
utended aienature reg;ller (Fie. 4) r ia inereaaed 
accordingly_ Thus we get. 
PM < 1 _ 2..(HQ) (11) 2f(2Q·O + 1 
For r = 6 atate variables und q .. 20 output vari-
ables, this Connula gives a bound on the fault 
masking probability of PM < 2,98 • 10.8. 
In the sequel we analyze the dependence of input 
probabililin, telt length Bnd te.l confidence in the 
Ilructure of Fig. 6, where weighted pseudorandom 
plltlems are lupplied at the primary inputa of the 
par.llel lelf·testable circuit Itructure by a generator 
of unequiprobable random test. (GURT. lWund 87]). 
For that purpo.e lome more background about 
Markov proceases il needed. 
eombin.l.ion.1 
rc: pI' 10000e U 
R 
T 
-
. 1 
pS' (,im.ture reg{tloer 
Fi8. 6: P .... II,I .. I(.lelt with pltudor.ndom p,tleml. 
A vector of .tate probabilitis pSI in a Markov pro-
cess with transition probability matrix P il called 
stationary. ifpSl '" pSI • P. A stale Si haa a period tp• 
ifpii(t) = 0 for all t "" k·~. k E IN, and ~ is the Imall· 
es t such number. If there exists a state Si with Pi; '" 
o and the Markov chain is irreducible. every state of 
the chain has the period lp E 1 [FrHW 79J. The chain 
il then called aperiodit:. A Markov chain il called 
ugodic, ir there exiat.a a t .uch that for all Itate 
pain Si. S., Pi.,(t) > O. Every ilTeducible and aperi. 
odic Markov chain with finite atate let is ergodic. 
For every irTeducible and ergodic Markov chain the 
value lim pSt exisLa and is identical with the unique 
statiori'8ry vector or Itate probabilities pSI with 
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. l: prob[SiJ • 1 (Fell 57], Using the Jordan normal 
.. 
form or matrix P and lorting the eigenvalun in de· 
scending order 1 R ).1 > 1).21 ~ ... ~ I).,r > 0, we 
have 
• 
lim pt. limL ~}.Pi .PI . (12) 
"'- "'-i_I 
Hence the speed with which the stationary distribu. 
tion pSI .. lim pSO, pt. pSO. PI or.tate probabilities 
i. reachedmainly dependl on the lecond largest 
eigenvalue 1).2' or the Markov·Matrix P. 
Since moat state transition graphs or controllers 
contain a transition from a atate to itselr, e. g. from 
the reset llate back to the reaet llate with a relet 
aignal, the corresponding Markov chain ia aperi. 
odic. As it is also irTeducible, instead or time-vari-
able llate probabilitie. aner a cerlain number of test 
patterns the ltationary probability distribution pSI 
may be used. Finding pSI only requires solving a 
Iystem oC linear equationl, whose parameten are 
determined by equation (3). 
The confidence or a random pattern telt or length 
N cofnsponding to the input probabilities pI is the 
probability to detect.U po .. ible (aulll of. rault ael fi 
e F by applying N patterns. Let pr.(pI, pS) be the 
probability that fault fj il exposed at the primary 
outpuLa 0 or the flipnop excitation outputs y of the 
combinational logic if a random vector colTelpond-
ing to pI is applied to the primary inputs and one 
corresponding to pS is applied to the state inputs. 
Fonnula (3) Ihows that the stationary distribution 
pS'(pl) depends on the input probabilities. so does 
the Cault expoaure at the output and next state 
signall pr,(pl. pSl(pl). Hence the probability that N 
random patteml according to pI do nol expose fi is 
(1 - pr,(pI, pSl{pl»)N, and in [Wund 90) it is shown 
that aU raults are exposed at least once with a 
probability very dose to 
IN(Pl)::: IT (1- (1 - pr,(pI, pSt(pI»)N). (13) 
ri~ f' 
In addition we have to consider f.ult masking and 
obtain a test confidence CN(PI) of 
CN(PI) '"' (1 - PM) • IN{pI). (14) 
From (13/14) the necessary test length N to achieve a 
given test confidence C can be computed . A fault· 
free simulation has to be performed to make lure 
that after the pattern generator for the primary in· 
puts returnl to its initialltate the state of the cireuit 
under tesl is different from its initial state. 
Otherwise the same input I state combinationl 
occur again and no new faults can he detected. 
5 Synthesis Prooess 
Until now we have shown that the circuit struc-
ture for a parallel self-test without disjoint syatem 
and test modes has several advantages and that the 
test can be performed with high fault coverage and 
low aliasing. tn this section it is ahown that by tar-
geting the atale asaignment towards MISR alate 
registers, the combinational logic to implement the 
system functionality can be optimiud in the aame 
way a controller with D-nipnops can be optimi:r.ed. 
If a MISR inatead of D-nipnops ia used as ltate 
memory. a function fM(i , s) has to be implemented. 
which is different from the nnt state function 
f.O , at For the minimi%ation of the combinational 
logic this difference is not very important, aince the 
nlpnop c;II;cillll-ion function can be easily obtained 
from the current and next state codes and a MISR 
description with equation (1). Thia function together 
with the output function foCi, a) can then be mini-
mi%ed with conventional programs for combina-
tional logic synthesis. 
Further optimi%alion requires an adaptation of 
the s late assignment procedure to the modified tar-
get structure. If a conventional procedure ia used, 
the state assignment is optimized such that y • 
f.Ci, 8) is well minimizable. The aame stale aSlign-
ment used for MISRa give. resuili. which do not 
differ significantly from random state aSlignmenta 
(see Table 1 for a PLA target). With a state aSlign-
ment targeted to ma ke fMU. s) well minimi:r.able, 
the combinational logic can be implemented much 
more efficiently. Thia il also shown in Table 1 for 
some exampl es from the sequential aynthesis 
benchmark set (MCNC 88]. 
u.mple 
""", beecounl 
dkl. 
dillS 
dll 17 
dk2"1 
.. , 
li on 
m, 
.. 
.hinre, 
... 
train. 
MISR .elution ,.tate ... ignment ... 
... OPlim i ~e d2 ... r.ndom ... optiml.l 
(or D.FF'·. 1050 lri") for MIS R·. 
14 13.6 6 
21 19.9 14 
tl 44.8 3Z 
25 26.S ~ 
ZJ 24,7 19 
12 11.2 7 
31 33.7 :n 
7 1.5 7 
9 9.8 9 
II 10.7 8 
9 "1.3 3 
11 10.2 9 
9 7.0 "/ 
Tobit I: Numbe, of product tum. (or fM (; .• ) and (o(i, .1. 
:2 State ... ignmen t w ... done with the prO"l.m IIQ U O 
rViSa 891. 
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The sequence of code bits innuences the combina· 
tional logic for MISR ltate register. because of the 
direct dependen~ of excitation variables on the can· 
tenta of other mpnop. in the MISR. For r stale vari · 
ablel and n states the number of non-equivalen t 
slate al8ignmenll ia 
2'1 SA(r. n) • (2f _ n)1 (15) 
It exceeda the number relevant \0 D·Oipnop. by • 
factor of rl . Convcntional Itate assignment algo-
rithml cannot cope with th. complex dependencel 
in MISR alate registers. Algorithms for T- and JR· 
mpnopa (WeDo 69, TuBr '-4] have been publi.hed. 
but do not help lince in these calCS th. value of thc 
i-th excitation variable Yi only dependa on the con· 
tentl .1 or the i·th flipnop. Consequently it is 
nece8lary to develop a new state allignment algo-
rithm (or thil application. Sinctl l tate al8ignment is 
NP·hard {WoKA 88J, heuri atici have to be employed. 
The goal is to devisc a divide-and-conquer strale· 
ey, in which the set of atatel il recursively parti. 
tioned into two leta, one encoded with a code bit O. 
the other with a 1. When only one stale i. Ie£\. in • 
partition, itl encodinc is different from th e 
encodin, of .11 other atates. The partitioning and 
... ignment is done such th.t a COil funct ion 
renecting the complexity of realizing the next state 
and output logic is minimized. To obtain such a COlt 
function, however , is more difficult than ror D-
Oipnopa becaule the values of the excitation vari-
ables depend on other atate variables. The idea used 
is that once an encoding for one state variable 11;.1 i& 
fixed. the excitation variable Yi can be derived rrom 
Sj · l a nd the code of the neal ltate variabl e s; • . 
Alternatively. IIj· can be chosen such that Yi be · 
comell as simple to implement as possible. so at any 
point in the state allignmcnt process the coat of the 
nell assignment can be utimated . In this column-
based approach one stale variable is aSligned after 
the other for all the atates (see Fig. 7). 
II -. I -1'2 '- 'r 'i 
FiB· 1: FSM lranlilion/ucil.l.tion Labl, with ILate I.s.ifllmenl 
dtpendentel. 
Only the determination of the first state variable 
Sl is problematic, as the implementation effort ror YI 
cannot be eatimated before all the other coding 
columnl are known. However, it il pollible to esti· 
mote it.e effect on the complellity oflhe output func· 
tion fo(i, I} and to ule thil infonnation to choose Sl_ 
Aner the atate Baaignment il completed, an addi-
tional degree of freedom can be uled to reduce the 
amount of logic for Yl by chooling the MISR 
feedback function M(a) in luch a way that Yl .. 
II· ED M(,) il minimized. Even if a primitive 
feedback polynomial il required, in general there 
are It ill Icveral choicel. The Iynthelil proceea for 
controlle ... uling the target structure of Fig. 314 is 
summarized in Fig. 8. 
proclQ,lIe MISR_llall_asllgnment 
rlad FSM OI$Cl\'1IOn: 
tor. sel 01 teasbllencoclinOS of variable 'I: 
e"IIN"'he _.Ior ~ ..... nllng 1,,(1. I): 
choose lhe encodlng $,. w_h least COSI: 
Jot .. Slall variables 1;. t _ 2, ... r: 
lor a III of 'Iasllle enr;::oCings of varlable 1;; 
COtI11JII Yl - 1;.1 e It· : 
ulima'i .'" COS' lor Inl3IemenUng loll. I) and 12.· . Yo; 
choosl lhe Incodrog s,0fil w_h leasl CDst: 
lor a. possl:lle MISR lelCl)adl; tuncllon$ 1.4(5): 
~e)'l-M(sJeSI· : 
estimate !hi CO$llor irTl'Iementrog loll $) and IMlI, I): 
choose the tunctlOn MopteS) wjh leasl coli; 
mn-ill loll I) and IMII. II: 
re1um the opllniltd FSM ,"",emerllatlon: 
Ind : 
Fi,. 8: Syntht:lil prote .. ror controllers ..... ith MISR Illte 
re(;"i .UU. 
6 Example: Boundary Scan ControUer 
For implementing a chip confonning to the IEEE 
P1149.l Boundary Scan Standard (IEEE 90]. a 
standardized test interface for controlling the on-
chip test equipment has to be provided. The test 
interface consists of an instruction regiater, 
boundary scan regiaters and a control unit to 
coordinate different test action •. Obviously it ia 
desirable for this test access port (TAP) to be teated 
al well . An external functi onal test of the TAP 
controller requirea 589 + 23 Ni + 12 Nd teat patterns, 
where Ni is the width of the instruction register and 
N d the width of the data regiater [DaUY 89]. A 
s tructural test requires a scan path to be incorpo-
rated. e. g. an LSSD solution like the one proposed 
in (IEEE 90]. Since the boundary scan pins may not 
be used to test the TAP itself, additional pins would 
be necesaary for that purpose. 
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The circuit structure of Fig. 314 allows to imple-
ment a self·teltable TAP controller without addi-
tional pina, which testa itself while it is used with· 
out requiring a separate test phase. Using the opti-
mized synthesi. proced.ure it can be realized with a 
low hardware overhead (see Fig. 9). Since the con· 
troller is a Moore autometon, output and nelll atate 
logic are realized aeparately, MISRI is used as atate 
register. Like in [DaUY 89] the instruction regiater 
il included in the test. Some outputs of the con-
troller a, well as the instructions are observed in an 
additional aignature register MISR2. 
""'~ 
·r 
N , 
, , 
" -~ 
Fit. 51: Parallil .. lr· \uublc boundary KIln TAP fOf\lroller. 
While used, the circuit is controlled. by the pri. 
mary inputs TRST (Teat Reset), TOt (Test Data In) 
and TMS (Test Mode Select), These inputs concur-
rently serve as test patlems; additionaJ lest patterns 
for the output logic and the nnt slate linea are 
automatically produced by MISRI. The test reo 
sponscs of the controller', next state and output 
logic as well as the contents of the instruction regis· 
ter are compacted in the signature registers MISRI 
and MISR2, which are connected according to Fig. 
10 to reduce the probability ofaliaaing. 
MISRs 
I 
1 
I 
; 
I 
Fig. 10: Signature "na1y. i. in Ike TAP controlle r. 
In order to determine the aliasing properties of 
these registers we use a result of [WiDa891: 
Lemma 3: If the transition matrix of a eignature 
register of length R is nonsinrular, its aliasing 
probability for long test sequences converges to-
wards 2-R. 
Theorem 4: For long test sequences the fault 
masking probability of two signature regilters 
connec:ted according to Fig. 10 converges to 2· R• 
where R is the sum of the lengthl of both 
signature registers. if none of the li,inature 
registers is degenerated. 
Proof: The combined signature register is delcribed 
by the equation 1+ = M.s e y. where the transition 
matrix M depends on the feedbac:k polynomials 
m1(x) :::: 1 + miX + ... + mrx' of MISRI and m2(x) • 
1 + mr+lx + ... + mRx" of MISR2: 
o 
o 
m,. 
o 
010 
Unone of the regilters is degenerated, mr '" mft '" 
1. Then the determinant of M is different from 0, 
i. e. M is nonsing-ular. Therefore with Lemma 3 
we get Theorem 4. • 
Most of the output signals of the c:ontroller can be 
observed indirectly via the instruction regitler, 1 0 
they c:an be excluded from the l ignature analysis 
process. The resulting lignature can be checked via 
the bounda ry sc:an path by conneding MISR2 to the 
boundary sc:an data registers. The interface to the 
self-test control on the next higher hierarchical 
level stays the same, the tesl of the TAP controller 
only extends the length of the signature to be shined 
out. 
dn i(:T1 alt~rn.li"e t.ot.el.ree cnt. path (comb. loric) iii "I 
in ~1 nut .tate I~c OIIl9ut I~c 
CO" " . self-t.nt 768 )( 683 s:u.s.w 45 21 
p".lIel aelr-tut 669 )( 616 -4059« 3] 2S 
Tobit 2: Layout relult. for !.he TAP controller_ 
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In Table 2 we compare lwo standard cell designs 
of the TAP controller, one with separate pattern 
generation and signature analysis registers 
(conventional self-leat) and the combinational logic 
from (IEEE 90), the other with MISR state register 
and parallel self·test. The savings both in area and 
in delay are significant. (The signature register 
MISR2 for observing the primary outpuls, whidl 
would be necelsary in both calel. was not included 
in the comparilon Ihown below.) The ltate en-
coding ulled to obtain these relults for the state 
register in Fig_ 10 is given in Table 3_ 
Tut· lAele-ReNt cmo Upda~-OR .000 
ftun-TuVIdle 001. Seled-Ift-Seen .11. 
Select-OR-Scan 0100 C.pt.ure-IR 1110 
Capture-Oft .01. Shirt-1ft 1111 
Shirt-Dft 1011 Elt iU -IR 0101 
ElIiU -Oft 000. reuu-IR 0111 
reUle-DR 001' £ltit2-IR 1101 
E .. iU-DR 
."'" Update_IR 1100 
Table 3: Slate eno:odinc ror!.he TAP (Ontraller_ 
For a complete test of the instruction register it is 
sufficient to eIemse the 4 pouible state transitions 
o -t 0,0 -t 1,1 -t 0,1 ... 1 for each ~gister cell. 
While using the boundary Ican hardware of a chip, 
thil will generally be ensured_ To obtain a limple 
model of TAP U18a-e, we ... umed an input se-
quence, in which the instruction EXTEST 
(instruction code 00 .. . 0) and the instruction 
BYPASS (instruction c:ode 11.._1) are read in_ In be-
tween data are shifted into the boundary scan data 
register, an enabled, and test responses are shined 
out again. This roughly c:orresponds to a connecLion 
test using boundary scan. 
With this IIhort input tequence it is already 
p088ible to detect over 99% of all single sluck -at 
faults in the circuit (controller + instruction regis-
ter) including the memory elements by comparing 
the resulting signature with the cornet signature. 
The other faults are potential detectll and corre-
spond to stuck-at faults of the reset signals (e. g_ 
TRST)_ They can only be I8fely detected, if the 
flipflop contenta are defined before the reset. 
In summary a boundary llean controller with the 
parallel &elf-test structure of Fig_ 3/4 was designed. 
which i, automatically le,ted during the nonnal 
usage of the boundary lcan facilities _ Neither have 
special test patterns to be applied. nor are special 
tett control signal, necessary. The solution only re-
quires moderate hardware overheads and does not 
slow down system operation. It facilitates the detec-
tion not only of static: faults but also of dynamic and 
even transient faults occuring while the circ:uit is 
working. 
W. abo validated the relultl conc:eming a tell 
with random patternl_ For a random tell 0E the 
TAP controller with pI 0: prob[TMS c IJ • '21he 
aec:ond largest eigenvalue is 1..2 = 0.809 and starting 
in the atate "'I'esl-Logic:·Resel- the vec:t.or of state 
probabilities pStlatilfiel the c:ondition I pSI _ pStl < 
0.001 already aner 15 teat patterns. To obtain a 
probability of99.9 'It for a detec:tion of all faul~, N. 
1349 random test patterns are needed. ml number 
is only 30 .. larger than the 1057 pattern. that 
would be needed if the I-prob8bilitie~ of all slate 
variables c:ould be independently set to 2- A detailed 
fault limulation Ihows that th. propoled parallel 
self-telt tec:hnique il able to ac:hieve a 100 % 
c:overage of all Ituc:k-at faulta and aliasing can be 
greatly reduc:ed by c:onneC:ling the MISR slate 
register to the lignature regiller for the outpul • • 
whereos tor .!I. ltote reg;.atell" irnpl,m,nt..tion with O. 
nipnopa fault malking would caulle lerioUI 
problems (lee Fig. 11). 
,m IF===""'=-~~-'-' 
r 
• 
m 
• 
~ !\-
~ j ~ • ! 
• • wit""", ( ... 11 ..... u". 
• " !Ih r ... k ...... Id'" 
~ 
• D·JT.lnok.4Q(M1lJR 
Fig. 11: F.uit <:over,c, .. obtained rrom r.ult l imulltion. 
7 Conclusions 
A novel circuit structure for lequential circuita 
with parallel l elf·lell wal presented, in which the 
signatures can be safely used 81 telt patterns_ With 
thil Ilructure the self· test regilter il limplified 8S 
well 81 the ItM·test c:ontrol. Telting for dynamic 
fnulla, e. g. delay faulta, becomel possible. 
The best self-test solution is to apply weighted 
pseudorandom patterns at the primary inpula of the 
circuit to &ensitize poss ible faulla . To optimally uti· 
Iize the ensured controllability of the novel circuit 
Itructure then requiree new algorithml, with 
81 
which the weight dil tribution l of pseudorandom 
patternl can be determined luch that for a given 
tnt conCidenc:e level the test length is minimized. 
More work il also needed to efficiently obtain closer 
estimates of the fault masking probability baled on 
the Itructure of the circuit under tesl. 
Hardware overheads can, however, be kept low by 
explicitly conlidering the lelf·tell structure during 
the optimization lteps of the synthesis proceu. As 
eumple application the delign of a parallel lelf-
testable boundary lcan controller W81 presented 
and the polsible lavings were Ihown. 
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